University of Twente Student Theses
Front-end research for a low-cost spectrum analyser : receiver system and topology study
Rovers, Kenneth C. (2006) Front-end research for a low-cost spectrum analyser : receiver system and topology study.
![[img]](http://essay.utwente.nl/style/images/fileicons/application_pdf.png) |
PDF
5MB |
| Abstract: | This report discusses front-end research for a low-cost spectrum analyser. Requirement of the front-end are derived and a topology study is performed, both from an analogue as a digital perspective. Simulations are carried out to confirm the findings. This master project was initiated by Bruco B.V., and deals with a feasibility study of a low-cost spectrum analyser front-end. Market research shows a demand for low-cost spectrum analysis for various applications, where moderate specifications compared to commercial available spectrum analysers can be acceptable. The aim is to design a spectrum analyser system with a maximum degree of integration, since this provides large cost-savings and a competitive product. The project is divided into two parts; the analysis and design of an analogue spectrum analyser front-end, and the analysis from a digital perspective. For the analogue part, typical spectum analyser specifications are examined and relations and trade-offs between them are derived. This results in a balanced set of requirements. Receiver system architectures are explored and a spectrum analyser frontend design is presented. The design consists of a frequency conversion, frequency selection and a measurement sub-block. These are further discussed and their effect on the achievable performance is estimated. For the digital part, the advantages and disadvantages of the use of digital processing for spectrum analysis are researched. A design is proposed that combines the best of both worlds; the performance of the analogue front-end and the flexibility of digital signal processing. The design is simulated, using MATLAB for the analogue part, while using a specialised reconfigurable architecture for the digital part; the Montium Tile Processor. |
| Item Type: | Essay (Master) |
| Clients: | Bruco BV integrated circuits |
| Faculty: | EEMCS: Electrical Engineering, Mathematics and Computer Science |
| Subject: | 54 computer science |
| Programme: | Computer Science MSc (60300) |
| Link to this item: | https://purl.utwente.nl/essays/57291 |
| Export this item as: | BibTeX EndNote HTML Citation Reference Manager |
Show download statistics for this publication
Show download statistics for this publicationRepository Staff Only: item control page