Space-time Trade-off in Clash: Improving Smart Machines

To implement artificial neural networks on embedded systems, it is desirable to compute them using specifically designed hardware. Making this hardware can currently be done with high-level synthesis tools, but these often do not offer a developer enough transparency and options. A new design flow is presented that incorporates the modern functional hardware description language Clash. This design flow allows the developer to scale the implementation to their needs.