Streaming reduction circuit for sparse matrix vector multiplication in FPGAs

In this thesis an algorithm is introduced that uses 5 simple rules to check in which order values have to be reduced using a single associative and commutative binary operator.