A High Throughput Sorting Accelerator using an Intel PAC FPGA.

In this thesis we describe the development of an accelerator on the Intel Hardware Accelerator Research Program (HARP) platform. This platform provides tools and services to build FPGA based accelerators that work closely together with a GPP/CPU to optimize certain workloads. We focus on the design and development of a sorting accelerator.