University of Twente Student Theses
As of Friday, 8 August 2025, the current Student Theses repository is no longer available for thesis uploads. A new Student Theses repository will be available starting Friday, 15 August 2025.
Mapping dataflow over multiple FPGAs in Clash
Bremmer, D.J. (2020) Mapping dataflow over multiple FPGAs in Clash.
PDF
1MB |
Abstract: | This thesis will explain how (Homogenous) Synchronous Dataflow ((H)SDF) graphs can be mapped over multiple FPGAs. This is implemented in Clash, a functional hardware description language that can transform High-level descriptions to low-level synthesizable VHDL, Verilog or SystemVerilog. It has been implemented in such a way that it is deterministic and that over the found implementation, for some examples, a timing analysis is done. So, the desired (H)SDF graph and the implemented one can be studied. |
Item Type: | Essay (Master) |
Faculty: | EEMCS: Electrical Engineering, Mathematics and Computer Science |
Programme: | Embedded Systems MSc (60331) |
Link to this item: | https://purl.utwente.nl/essays/85254 |
Export this item as: | BibTeX EndNote HTML Citation Reference Manager |
Repository Staff Only: item control page